Authors:
Aqeel Al-Hilali,DOI NO:
https://doi.org/10.26782/jmcms.2024.12.00001Keywords:
Cache memory,MIPS processor,VHDL language,Reconfiurable cache,FPGA,Abstract
This work presents the design of a reconfigurable cache memory utilizing a 32-bit MIPS processor, implemented through the utilization of VHDL (Very high-speed IC Hardware Description Language). A comprehensive implementation of a 32-bit, single-cycle MIPS processor is presented in VHDL. This processor is capable of supporting 50 instructions, comprising 25-R-type, 16-I-type, and 9-J-type instructions. The processor incorporates a three-dimensional reconfigurable cache memory architecture, enabling the modification of cache memory size, cache organization (in terms of associativity), and cache block size. The reconfigurable cache memory concept proposes the use of multi-cache controller units to execute reconfiguration operations and ensure that all permitted cache memory sets can be utilized with varying levels of associativity. The design is built on an FPGA using the Xilinx ISE design suite, which is based on the hardware description language. To ensure that assess functionality of the proposed reconfigurable cache memory design for various reconfiguration scenarios, numerous assembly language programs have been developed and performed on the MIPS processor. The results validated the efficacy of the suggested reconfigurable cache memory concept and demonstrated its simulation using the Xilinx ISim simulator.Refference:
I. AbdulAmeer, Sabah Auda, et al. “Cyber Security Readiness in Iraq: Role of the Human Rights Activists.” International Journal of Cyber Criminology 16.2 (2022): 1-14.
II. D. Camarmas-Alonso, F. García-Carballeira, E. Del-Pozo-Puñal and A. C. Mateos, “A new generic simulator for the teaching of assembly programming,” 2021 XLVII Latin American Computing Conference (CLEI), Cartago, Costa Rica, 2021, pp. 1-9, doi: 10.1109/CLEI53233.2021.9640144.
III. D. Page, “A Practical Introduction to Computer Architacture”, London, UK: Springer- Verlag, 2009.
IV. D. Sweetman, “See MIPS Run”, 2nd ed., San Francisco, USA: Morgan Kaufmann, 2007.
V. H. S. Mehta, “Design of MIPS Processor”, MSc. Thesis, California State University Northridge, California, USA, 2012.
VI. I. Lokegaonkar, D. Nair and V. Kulkarni, “Enhancement of Cache Memory Performance,” 2021 3rd International Conference on Advances in Computing, Communication Control and Networking (ICAC3N), Greater Noida, India, 2021, pp. 1490-1492, doi: 10.1109/ICAC3N53548.2021.9725639.
VII. J. Colmenar, J. Alvareza and J. Martinb, “Multi-objective optimization of energy consumption and execution time in a single level cache memory for embedded systems”. In The Journal of System and Software, Vol. 111, pp. 200-212, 2016.
VIII. J. L. Hennessy, D. A. Patterson, “Computer Organization and Design: The Hardware/Software Interface”, 4th ed., Waltham, USA: Morgan Kaufmann, 2012.
IX. J. L. Hennessy, D. A. Patterson, “Computer Architecture: A Quantitative Approach”, 5th ed., San Francisco, USA: Morgan Kaufmann, 2012.
X. J. Park, J. Lee and S. Kim, “A Way-Filtering-Based Dynamic Logical-Associative Cache Architecture for Low-Energy Consumption”. IEEE Transactions on Very Large Scale Integration (VLSI) System, Vol. 25, Issue 3, pp. 793-805, 2017.
XI. J. Pereira, “Educational package based on the MIPS architecture for FPGA platforms”, MSc. Thesis, University of Porto, Portugal, 2009.
XII. K. Kumar, M. Bharathi and S. Hariprasad, “Reconfigurable cache Implementation on FPGA”. International Journal of Scientific & Engineering Research, Vol. 4, Issue 7, pp. 1924-1928, July 2013.
XIII. K. Sundararajan, M. Jones and N. Topham, “Smart cache: A self adaptive cache architecture for energy efficiency”. In International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, pages 41-50, July 2011.
XIV. M. B. Ibne Reaz, et al., “A Single Clock Cycle MIPS RISC Processor Design using VHDL”, IEEE International Conference on Semiconductor Electronics (ICSE2002), Penang, Malaysia, PP. 126 – 129, DEC. 2002.
XV. Mezaal, Yaqeen S., et al. “Cloud computing investigation for cloud computer networks using cloudanalyst.” Journal of Theoretical and Applied Information Technology, 96(20), 2018.
XVI. M. C. Altiniğneli, “Pipelined Design Approach to Microprocessor Architectures a Partial Implementation: MIPS™ Pipelined Architecture on FPGA”, MSc. Thesis, Middle East Technical University, Turkey, 2005.
XVII. M. Linder, M. Schmid, “Processor Implementation in VHDL”, MSc. thesis, University of Ulster, Augsburg, Germany, 2007.
XVIII. P. Dandamudi, Fundamentals of Computer Organization and Design. 2nd ed. New York, USA: Springer, 2002.
XIX. R. Anjana, G. Krunal, “ VHDL Implementation of a MIPS RISC Processor”, International Journal of Advanced Research in Computer Science and software Engineering, Vol. 2, No.8, PP.83-88, 2012.
XX. R. Bhargavi and T. Sudarshan, “Design Space Exploration of Cache Memory –A Survey”. In International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), pp. 2294-2297, 2016.
XXI. R. Srinidhi “MIPS Processor Implementation”, MSc. Thesis, California State University Northridge, California, USA, 2012.
XXII. Roshani, Saeed, et al. “Filtering power divider design using resonant LC branches for 5G low-band applications.” Sustainability 14.19 (2022): 12291.
XXIII. R. S. Balpande, R. S. Keote, “Design of FPGA based Instruction Fetch & Decode Module of 32-bit RISC (MIPS) Processor”, International Conference on Communication Systems and Network Technologies (CSNT 2011), Katra, Jammu, PP. 409 – 413, Jun 2011.
XXIV. “Simplescalar”, http://www.simplescalar.com.
XXV. Shareef, M. S., Mezaal, Y. S., Sultan, N. H., Khaleel, S. K., Al-Hillal, A. A., Saleh, H. M., … & Al-Majdi, K. (2023). Cloud of Things and fog computing in Iraq: Potential applications and sustainability. Heritage and Sustainable Development, 5(2), 339-350.
XXVI. S. T, V. R. V and R. S. R., “Calculator Interface Design in Verilog HDL Using MIPS32 Microprocessor,” 2022 International Conference on Wireless Communications Signal Processing and Networking (WiSPNET), Chennai, India, 2022, pp. 126-129. 10.1109/WiSPNET54241.2022.9767133.
XXVII. Yaqeen S. Mezaal, Halil T. Eyyuboglu, and Jawad K. Ali. “New dual band dual-mode microstrip patch bandpass filter designs based on Sierpinski fractal geometry.” 2013 Third International Conference on Advanced Computing and Communication Technologies (ACCT). IEEE, 2013.
XXVIII. Yaqeen S. Mezaal, Halil T. Eyyuboglu, and Jawad K. Ali. “A novel design of two loosely coupled bandpass filters based on Hilbert-zz resonator with higher harmonic suppression.” 2013 Third International Conference on Advanced Computing and Communication Technologies (ACCT). IEEE, 2013.
XXIX. Yaqeen S. Mezaal, & Abdulkareem, S. F. (2018, May). New microstrip antenna based on quasi-fractal geometry for recent wireless systems. In 2018 26th Signal Processing and Communications Applications Conference (SIU) (pp. 1-4). IEEE.
XXX. V. Robio, “A FPGA Implementation of A MIPS RISC Processor for Computer Architecture Education”, MSc. thesis, New Mexico State University, Las Cruses, New Mexico, America, 2004.
XXXI. V. R. Wadhankar, V. Tehre, “A FPGA Implementation of a RISC Processor for Computer Architecture”, National Conference on Innovative Paradigms in Engineering & Technology (NCIPET-2012), Nagpur, India, PP. 24-28, 2012.