Authors:
Sudhakar Alluri,Mamatha Boini,DOI NO:
https://doi.org/10.26782/jmcms.2019.08.00030Keywords:
Highspeed,Delay,Code division multipleaxes interconnect Network on chip (NOC) NOC Physical,Abstract
On-chip interconnects are the exhibition bottleneck in current framework onchips. Code-division numerous entrance (CDMA) has been proposed to actualize onchip crossbars because of its fixed inertness, decreased intervention overhead, and higher data transfer capacity. In this paper, we advance over-burden CDMA interconnect (OCI) to improve the limit of CDMA arrange on-chip (NoC) crossbars by expanding the quantity of usable spreading codes. Sequential OCI and P-OCI design variations are introduced to cling to various region, postponement, and power necessities. Contrasted and the customary CDMA crossbar, on a Xilinx Artix-7 AC701 FPGA pack, the sequential OCI crossbar accomplishes 100% higher transfer speed, 31% less asset usage, and 45% power sparing, while the parallel OCI crossbar accomplishes N times higher data transmission contrasted and the sequential OCI crossbar to the detriment of expanded zone and power utilization. Further to build the speed of OCI crossbar we are actualizing Han Carlson viper instead of parallel snake engineering. This sort of augmentation brings about High speed P-OCI and sequential OCI contrast with proposed P-OCI and sequential OCI models individually.Refference:
I. B. C. C. Lai, P. Schaumont, and I. Verbauwhede, “CT-bus: A
heterogeneous CDMA/TDMA bus for future SOC,” in Proc. Conf.
Rec. 35th Asilomar Conf. Signals, Syst. Comput., vol. 2. Nov. 2004,
pp. 1868–1872.
II. D. Kim, K. Lee, S.-J. Lee, and H.-J. Yoo, “A reconfigurable
crossbar switch with adaptive bandwidth control for networks-onchip,”
in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2005,
pp. 2369–2372.
III. K. Asanovic et al., “The landscape of parallel computing research:
A view from berkeley,” Dept. EECS, Univ. California, Berkeley,
CA, USA, Tech. Rep. UCB/EECS-2006-183, 2006.
IV. K. E. Ahmed and M. M. Farag, “Overloaded CDMA bus topology
for MPSoC interconnect,” in Proc. Int. Conf. ReConFigurable
Comput. FPGAs (ReConFig), Dec. 2014, pp. 1–7.
IV. K. E. Ahmed and M. M. Farag, “Enhanced overloaded CDMA
interconnect (OCI) bus architecture for on-chip communication,” in
Proc. IEEE 23rd Annu. Symp. High-Perform. Interconnects (HOTI),
Aug. 2015, pp. 78–87.
V. K.Praveen Kumar, Kumaraswamy Gajula “Fractal Array antenna
Design for C-Band Applications”, International Journal of
Innovative Technology and Exploring Engineering (IJITEE),
Volume-8 Issue-8 June, 2019 (SCOPUS Indexed)
VI. K.Praveen Kumar, “Active Switchable Band-Notched UWB Patch
Antenna”, International Journal of Innovative Technology and
Exploring Engineering (IJITEE), Volume-8 Issue-8 June, 2019
(SCOPUS Indexed)
VII. K.Praveen Kumar, “Circularly Polarization of Edge-Fed Square
Patch Antenna using Truncated Technique for WLAN Applications”, International Journal of Innovative Technology and
Exploring Engineering (IJITEE), Volume-8 Issue-8 June, 2019
(SCOPUS Indexed)
IX. K.Praveen Kumar, “Triple Band Edge Feed Patch Antenna; Design
and Analysis”, International Journal of Innovative Technology and
Exploring Engineering (IJITEE), Volume-8 Issue-8 June, 2019
(SCOPUS Indexed)
X. K.Praveen Kumar, Dr. Habibulla Khan “Optimization of EBG
structure for mutual coupling reduction in antenna arrays; a
comparitive study” International Journal of engineering and
technology, Vol-7, No-3.6, Special issue-06, 2018. page 13- 20.
(SCOPUS Indexed)
XI. K.Praveen Kumar, Dr. Habibulla Khan “Active PSEBG structure
design for low profile steerable antenna applications” Journal of
advanced research in dynamical and control systems, Vol-10,
Special issue-03, 2018. (SCOPUS Indexed)
XII. K.Praveen Kumar, Dr. Habibulla Khan, “Design and
characterization of Optimized stacked electromagnetic band gap
ground plane for low profile patch antennas” International journal of
pure and applied mathematics, Vol 118, No. 20, 2018, 4765-4776.
(SCOPUS Indexed)
XIII. P.Bogdan, “Mathematical modeling and control of multifractal
workloads for data-center-on-a-chip optimization,” in Proc. 9th Int.
Symp. Netw.-Chip, New York, NY, USA, 2015, pp. 21:1–21:8.
XIV. R. H. Bell, C. Y. Kang, L. John, and E. E. Swartzlander, “CDMA
as a multiprocessor interconnect strategy,” in Proc. Conf. Rec. 35th
Asilomar Conf. Signals, Syst. Comput., vol. 2. Nov. 2001, pp.
1246–1250.
XV. S. A. Hosseini, O. Javidbakht, P. Pad, and F. Marvasti, “A review
on synchronous CDMA systems: Optimum overloaded codes,
channel capacity, and power control,” EURASIP J. Wireless
Commun. Netw., vol. 1, pp. 1–22, Dec. 2011.
XVI. S. J. Hollis, C. Jackson, P. Bogdan, and R. Marculescu, “Exploiting
emergence in on-chip interconnects,” IEEE Trans. Comput., vol. 63,
no. 3, pp. 570–582, Mar. 2014.
XVII. S. Kumar et al., “A network on chip architecture and design
methodology,” in Proc. IEEE Comput. Soc. Annu. Symp. (VLSI),
Apr. 2002, pp. 105–112.
XVIII. T. Bjerregaard and S. Mahadevan, “A survey of research and
practices of network-on-chip,” ACM Comput. Surv., vol. 38, no. 1,
2006, Art. no. 1.
XIX. T. Majumder, X. Li, P. Bogdan, and P. Pande, “NoC-enabled
multicore architectures for stochastic analysis of biomolecular
reactions,” in Proc. Design, Autom. Test Eur. Conf. Exhibit.
(DATE), San Jose, CA, USA, Mar. 2015, pp. 1102–1107.
XX. T. Nikolic, G. Djordjevic, and M. Stojcev, “Simultaneous data
transfers over peripheral bus using CDMA technique,” in Proc. 26th
Int. Conf. Microelectron. (MIEL), May 2008, pp. 437–440.
XXI. T. Nikolic, M. Stojcev, and G. Djordjevic, “CDMA bus-based
onchip interconnect infrastructure,” Microelectron. Rel., vol. 49, no.
4, pp. 448–459, Apr. 2009.
XXII. T. Nikoli´c, M. Stojˇcev, and Z. Stamenkovi´c, “Wrapper design for
a CDMA bus in SOC,” in Proc. IEEE 13th Int. Symp. Design
Diagnostics Electron. Circuits Syst. (DDECS), Apr. 2010, pp. 243–
248.
XXIII. Y. Xue and P. Bogdan, “User cooperation network coding approach
for NoC performance improvement,” in Proc. 9th Int. Symp. Netw.-
Chip, New York, NY, USA, Sep. 2015, pp. 17:1–17:8.
XXIV. Y. Xue, Z. Qian, G. Wei, P. Bogdan, C. Y. Tsui, and R.
Marculescu, “An efficient network-on-chip (NoC) based multicore
platform for hierarchical parallel genetic algorithms,” in Proc. 8th
IEEE/ACM Int. Symp. Netw.-Chip (NoCS), Sep. 2014, pp. 17–24.
XXV. Z. Qian, P. Bogdan, G. Wei, C.-Y. Tsui, and R. Marculescu, “A
trafficaware adaptive routing algorithm on a highly reconfigurable
network-onchip architecture,” in Proc. 8th IEEE/ACM/IFIP Int.
Conf. Hardw./Softw. Codesign, Syst. Synth., New York, NY, USA,
Oct. 2012, pp. 161–170.