Authors:
P. Ashok Babu,DOI NO:
https://doi.org/10.26782/jmcms.2019.06.00009Keywords:
Digital Signl Processing,MAC,Abstract
The objective of the paper is to develop an Area optimized Low power digital circuit for MAC (Multiply and Accumulate) operation. We developed implementations of the MAC to avoid using multipliers and prefer to use the combinational circuits like multiplexers. We analyze all the MAC digital circuits to find out the best digital circuit which consumes minimum area and power. MAC is basic building block of many Digital Signal Processing Applications like Noise Cancellation Circuits, Speech Processing, Image Processing, Video Processing, Artificial Neural Networks etc. We also give some suggestions on the system level solutions based on the MAC. The digital circuit which is developed by us will be compatible to FPGAs, as it is developed by the industry standard Synthesis tool i.e. Synopsys Synlipy pro synthesis tool. The MAC which we are developing can be placed in the FPGA Fabric and it can be interfaced to any processors like Cortex M3, Cortex M0, 805 1etc. The overall throughput decreases due high latency and increase in the processing time. So, all the MAC operations must be performed in the hardware by the MAC block developed by us as it is low power, low area and fast hardware.Refference:
I.Abdelgawad, A. (2013).Low power multiply accumulate unit (MAC) for future Wireless Sensor Networks. 2013 IEEE Sensors Applications Symposium Proceedings.doi:10.1109/sas.2013.6493571.
II.Comparison among Different Adders Prof. Rashmi Rahul Kulkarni, IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 6, Ver. I (Nov -Dec. 2015), PP 01-06 e-ISSN: 2319 –4200, p-ISSN No. : 2319 –4197
III.Jayanthi, A. N., &Ravichandran, C. S. (2013).Comparison of performance of high speed VLSI adders. 2013 International Conference on Current Trends in Engineering and Technology (ICCTET).doi:10.1109/icctet.2013.6675920
IV.Kapse, V., Jain, A., &Pattanaik, M. (2016).Design of anArea Efficient and Low Power MAC Unit.Smart Trends in Information Technology and Computer Communications, 276–284.doi:10.1007/978-981-10-3433-6_33.
V.Ramadass, Uma &Vijayan, Vidya&Mohanapriya, M & Paul, Sharon. (2012). Area, Delay and Power Comparison of Adder Topologies.International Journal of VLSI Design & Communication Systems.
VI.Shah, S., Al-Khalili, A. J., & Al-Khalili, D. (n.d.). Comparison of 32-bit multipliers for various performance measures.ICM 2000.Proceedings of the 12th International Conference on Microelectronics. (IEEE Cat. No.00EX453). doi:10.1109/icm.2000.916418V., Jain, A., &Pattanaik, M. (2016).Design of anArea Efficient and Low Power MAC Unit.Smart Trends in Information Technology and Computer Communications, 276–284.doi:10.1007/978-981-10-3433-6_33.
P. Ashok Babu View Download