Design of 5-Stage Ring Oscillator using Mentor Graphics 130nm Technology

admin October 29, 2019

Authors:

Kumaraswamy Gajula,

DOI NO:

http://doi.org/10.26782/jmcms.2019.10.00037

Keywords:

Layout Vs Schematic (LVS),Inverter,Oscillator,Mentor Graphics,

Abstract

The design of layout and source VLSI by way of low design rules is a difficult assignment before fabricating required device. A RF integrated circuit contains extensive applications is Ring Oscillator (RO). Current article focus a novel method of design, where a ring oscillator (RO) is simulated with Layout versus Source(LVS) report for physical verification using mentor graphics with Pyxis schematic, ELDOsimulation, EzWaves, Pyxis Layout and Calibre tools. Here RO circuit is designed with inverters of 5 stages operating at 9 GHz with the boundaries obligatory by gdk Generic 13 library. Simulated results, schematic, layout with LVS reports are presented here to verify design of RO with Mentor graphics EDA back end tool in efficient manner compared to Cadence.

Refference:

I. A. HAJIMIRI, S. LIMOTYRAKIS, T. LEE,‟Jitter and Phase Noise in
Ring Oscillators”, IEEE Journal of Solid State Circuits, vol.34, 6,
(1999), 790-804.
II. Asad A. Abidi, “Phase Noise and Jitter in CMOS Ring Oscillators,”
IEEE Journal Of Solid-State Circuits, Vol. 41, No. 8, August 2006.
III. G. JOVANOVI´C , M. STOJˇCEV, “A Method for Improvement
Stability of a CMOS Voltage Controlled Ring Oscillators”, ICEST 2007,
Proceedings of Papers, vol. 2, pp. 715-718, Ohrid, Jun 2007.

IV. MATSUDA, T. et al.‟ A combined test structure with ring oscillator and
inverter chain for evaluating optimum high-speed/low-power operation”.
In proceeding of International Conference on Microelectronic Test
Structures, 2003.
IV. M K Mandal and B C Sarkar,“Ring oscillators: Characteristics and
applications”, Indian journal of pure and applied physics, vol 48, pp 136-
145, 2010.
V. P. M. Farahabadi, H. Miar-Naimi and A. Ebrahimzadeh, “A New
Solution to Analysis of CMOS Ring Oscillators” Iranian Journal of
Electrical & Electronic Engineering, Vol. 5, No. 1, March 2009.
VI. Prakash Kumar Rout, Debiprasad Priyabrata Acharya, “Design of
CMOS Ring Oscillator Using CMODE” National Institute of
Technology, Rourkela, Orissa, India ,pp.1-6,2011.
VII. S. DOCKING, AND M. SACHDEV, ‟An Analytical Equation for the
Oscillation Frequency of High-Frequency Ring Oscillators”, IEEE
Journal of Solid State Circuits, vol.39, 3, (2004), 533-537.
VIII. S. Docking, M. Sachdev, ‟A Method to Derive an Equation for the
Oscillation Frequency of a Ring Oscillator”, IEEE Trans. on Circuits and
Systems – I: Fundamental Theory and Applications, vol. 50, 2,(2003),
259-264.
IX. SEGURA, J., HAWKINS, C.F. ‟CMOS electronics, how it works, how it
fails (ch. 4)”. Book IEEE edition, ISBN 0- 471-47669-2, 2004.
X. Sushil Kumar and Dr. Gurjit Kaur, “Design and performance analysis of
nine stages cmos based ring oscillator” International Journal Of VLSI
Design & Communication Systems (VLSICS),Vol.3, No.3, June 2012.
XII. Vandna Sikarwar,Neha Yadav, Shyam Akashe, ‟Design and analysis of
CMOS ring oscillator using 45nm technology”, 2013 3rd IEEE
International Advance Computing Conference (IACC).

View Download