Authors:
R.Mohanraj,Balaji.S,John Paul Praveen A,DOI NO:
https://doi.org/10.26782/jmcms.spl.2019.08.00044Keywords:
CMOS Parallel counter design,Domino logic,Counter path,Abstract
The fundamental target of this paper comprises of the domino rationale way and checking path. A fast wide range parallel contradicts that accomplishes high working frequencies throughout an account pipeline segment demeanor utilizing just three undemanding redundant CMOS-rationale module types. The three essential module types are isolated by D flip failure. The three element types are set in an exceedingly dull constitution in the tallying way and Domino Logic way. Enthusiastic domino rationale circuits are broadly utilized in present day computerized VLSI circuits. These dynamic circuits are utilized in superior structures. Along these lines simultaneously refreshing the tally state with a consistent deferral at all tallying way module regarding the clock edge. This construction is versatile to self-assertive portion counter widths utilizing just the three module types. The deferral counter is contained the underlying module admittance times only, three-info AND-entryway delay and a D-type flip-flop. The motivation behind the project is to diminish the Power utilization and CMOS Technology in the counter way and Domino rationale way by utilizing DSCH in Microwind Tool. The proposed Counter way is structured utilizing 0.10μm TSMC Digital cell library and its expended 0.215mW.Refference:
I. B. Parhami,”Computer Arithmetic: Algorithms and HardwareDe-signs”,
London, U.K.: Oxford Univ. Press, 2000.
II. B. Razavi, RF Microelectronics,”Upper Saddle River”, NJ:Prentice-Hall,
1998.
III. C. Yeh, B. Parhami, Y. Wang,“Designs of counters with near minimal
counting/sampling period and hardware complexity”, in Proc. Asilomar Conf.
Signals, Syst., Comput., 2000, pp.894-898.
IV. D. Zhang, G. Jullien, W. Miller, E. Swartzlander, “Arithmetic for digital
neural networks”, in Proc. IEEE 10th Symp. Comput. Arith., Jun. 1991, pp.
58-63.
V. D. R. Lutz, D. N. Jayasimha,“Programmable modulo-K counters”, IEEE
Trans. Circuits Syst. I, Fundam. Theory Appl., Vol. 43, No. 11, pp. 939-941,
Nov. 1996.
VI. D. C. Hendry,“Sequential lookahead method for digital counters”, IEEE
Electron. Lett., Vol. 32, No. 3, pp. 160-161, Feb. 1996.
VII. J. E. Vuillemin,“Constant time arbitrary length synchronous binary counters”,
in Proc. IEEE 10th Symp. Comput. Arith., 1991, pp.180-183.
VIII. K.Hwang,ComputerArithmetic;Pinciples,Architectures and Designs,New
Yok:Wisley,1979.
IX. M. D. Ercegovac, T. Lang,”Digital Arithmetic”, San Mateo,CA: Mogan Kauf
mann, 2004.
X. M. Ercegovac, T. Lang,“Binary counters with counting period of one half
adder independent of Counter size”, IEEE Trans.Circuits Syst., Vol. 36, No. 6,
pp. 924-926, Jun. 1989.
XI. M. Alioto, R. Mita, G. Palumbo,“Design of high-speed power-efficient MOS
current-mode logic frequency dividers”,IEEE Trans. Circuits Syst. II, Expr.
Briefs, Vol. 53, No. 11, pp. 1165-1169, Nov. 2006.
XII. N. Nikityuk,“Use of parallel counters for triggering nuclear instruments and
methods in physics research”, Vol. A321, No. 3, pp. 571-582, Oct. 1992.
XIII. Pramod Kumar Meher,“Extended Sequential Logic for Synchronous Circuit
Optimization and Its Applications”,Vol. 28, No. 4, pp. 469-477, April 2009.
XIV. R. H. Katz,”Contemporary Logic Design”, Redwood City, CA: Benjamin/
Cummings, 1994.
XV. Saleh Abdel-Hafeez, Member, IEEE, and Ann Gordon-Ross, Member, IEEE,
“A Digital CMOS Parallel Counter Architecture Based on State Look-Ahead
Logic” in IEEE transition on very large scale integration (VLSI).vol.19,pp.
1023-1033,2011.
XVI. S. Abdel-Hafeez, S. Harb, and W. Eisenstadt, “High speed digital CMOS
divide-by-N frequency divider” in Proceedings IEEE Int. Symp.Circuits Syst.
(ISCAS), pp. 592–595,2008.